#### (19) World Intellectual Property Organization International Burgati



# 

### (43) International Publication Date 11 December 2003 (11.12,2003)

PCT

# (10) International Publication Number WO 03/103031 A2

(51) International Patent Classification': H011. 21/20

(21) International Application Number: FCT/CPDV50267

(22) International Filing Date: No May 2003 (30.05.2003)

(25) Filing Language:

English Inglish

(26) Publication Language (36) Priority Data: 07/126/16-7

11 May 2002 (31305,2003) G

(71) Applicant for all designated States except USF, UNIVER-SITY OF WARWICK [GB/GB], Coverny, Warwickshire CV4 7AL, 16B1.

(72) Inventors; and


(75) Ioventors/Applicants (for US only): CAPEWELL, Adam, Daniel [GB/GB]. If Cowdiny Close, Leaningson Spe, Warwickship; CV3 7AL (GB), GRASBY, Thouthy, John [GB/GB]. 3 Clover Cottage, Station Road, Sulford Procs. Warcestorship: WR1 8UN (GB). PARKER, Evan, Horatin, Charles [GB/GB]. The Orchard, Buck. Ends Chipping Campdon, Gloucenershire GLSS FAU GRE, WHATE, Terence [GRGB], 10 Parshall Close, Reddisch, Wossenershire B97 4PD (GB)

[74] Agent: HARDING, Richard, Patrick, Mark & Clerk, 1220 Nush Court, Oxford Business Park South, Oxford, 48, OX4 2R11 (GF)

(84) Designated States Inggroundy, ARIPO feitori, GFB, GRS, KE, LS, MM, MZ, SD, SL, SZ, TZ, UG, ZM, ZW, Eurosian pateri (AM, AZ, BY, KG, KZ, MD, RU, TJ, JM), European pateri (AJ, B), BG, CB, CY, CZ, Dy, DX, EB, ES, EL, PR, CB, GR, HD, BE, JL, JG, MC, ML, JFT, PO.

[Communed on next page]

## (54) Title: FORMATION OF LATTICE TUNING SEMICONDUCTOR SUBSTRATES



tion of the speed of missensim of the always as

1571 Abstract: In order to reduce dislocation oile-ops in a vertual substrate, a buffer layer 32 is provided, between an underlying Si substrate 34 and an appermost constant conposition SiGe layer 36, which comprises alternating gradul SiGe layers 39 and amform SiGe layers 40. During the deposition of each of the graded SiGe layers 38 the Ge traction x is limitedy increased from a value corresponding to the Ge composition ratio of the proceding layer to a value corresponding to the Ge composition ratio of the following layer Purthermore the Ge traction x is maintained constant day ing deposition of each analorm SiGe layer 40, as that the Gefraction a variety in step-wise fashion through the depth of the buffer layer. After the deposition of each part of graded and uniform Noble layers 38 and 40, the water is unrealed as an elevated temperature greater than the temperature at which the lay is have been demosited. Each graded Sittle layer is permitted to relax by pric ups of dislocaterns, but the uniform SiGe layers 40 prevent the pile ups of dishcations from - xiending out of the graded SiGe layer, 38 Configence or each of the subsequent associating steps on sore that the previously applied gracied and uniform bicle layers ix and 40 are fully related in some of the relative thinness of those layers. As a month the distocutions we produced interangally independently within successive pairs of lay ers 38 and 40, and are relatively evenly distributed with only small statuce indulations 40 being produced. Furtherman: the density of directing dislocations is greatly reduced thus ensurating the performance of the virtual substrate by decreasing the disruption of the atomic lattice which can lead to scattering at electronic in the active devices hish degrada-

WO 03/103031 A2

#### WO 03/103031 A2

GA SEN GREOW, ME, MR, NE, NY, TO, TO)

SU, SU, SU, UNIX patent (NY SU, CU, CO, CU CM). The mindeture codes and more abbreviations, reper to the Visual for a News in a rate ou at deliver you me " apparents in the house may of each regular to be of the PCI Greents.

### Published.

without international march expensions to be requirected upon a court of that regard

WO 03/103033 PCT/EP03/50207

3

# "Formation of Lattice-Tuning Semiconductor Substrates"

This invention relates to the production of lattice-tuning semiconductor substrates, and is more particularly, but not exclusively, concerned with the production of relaxed SiGe (silicon/germanium) "virtual substrates" suitable for the growth of strained silicon or SiGe active layers and unstrained III-V semiconductor active layers within which active semiconductor devices, such as MOSFETs, may be fabricated.

It is known to epitaxially grow a strained Si layer on a Si wafer with a relaxed SiGe buffer layer interposed therebetween, and to fabricate semiconductor devices, such as MOSFETs, within the strained Si layer in order to enhance the properties of the semiconductor devices. The buffer layer is provided in order to increase the lattice spacing relative to the lattice spacing of the underlying Si substrate, and is generally called a virtual substrate.

15

10

It is known to epitaxially grow an alloy of silicon and germanium (SiGe) on the silicon substrate to form the buffer layer. Since the lattice spacing of SiGe is greater than the normal lattice spacing of Si, the desired increase in lattice spacing is achieved by the provision of such a buffer layer if the buffer layer is allowed to relax

20

35

30

The relaxation of the buffer layer inevitably involves the production of dislocations in the buffer layer to relieve the strain. These dislocations generally form a half-loop from the underlying surface which expands to form a long dislocation at the strained interface. However the production of threading dislocations which extend through the depth of the buffer layer is detrimental to the quality of the substrate, in that such dislocations can produce an uneven surface and can cause scattering of electrons within the active semiconductor devices. Purthermore, since many dislocations are required to relieve the strain in a SiGe layer, such dislocations inevitably interact with one another causing pinning of threading dislocations. Additionally more dislocations are required for further relaxation, and this can result in a higher density of threading dislocations.

Known techniques for producing, such a buffer layer, such as are disclosed in US5442205, US 5221415. WO 98/00857 and IP 6-252046, involve linearly grading the Ge composition in the layer in inder that the strained interfaces are distributed over the graded region. This means that the dislocations that form a e also distributed over the graded region and are therefore less highly to interact. However such techniques suffer from the fact that the main sources of dislocations are multiplication mechanisms in which many dislocations are generated from the source, and this causes the dislocations to be clustered in groups, generally on the same atomic, glide planes. The strain fields from these groups of dislocations can cause the virtual substrate to have large indulations which is both detrimental to the quelty of the virtual substrate and her the added effect of unpping threading dislocations.

US 2002/0017642 At describes a technique in which the buffer layer is formed from a plurality of laminated layers comprising alternating layers of a graced SiGe layer having a Ge composition ratio which gradually increases from the Ge composition ratio of the material on which it is formed to an increased level, and a uniform SiGe layer on top of the graded SiGe layer having a Ge composition ratio at the increased level which is substantially constant across the layer. The provision of such alternating graded and uniform SiGe layers providing stepped variation in the Ge composition ratio across the buffer layer makes it easier for dislocations to propagate in lateral directions at the interfaces, and consequently makes it less likely that threading dialocations will occur, thus tending to provide less surface roughness. However this technique requires the provision of relatively thick, carefully graded alternating layers in order to provide satisfactory performance, and even then can still suffer performance degradation due to the build-up of threading dialocations.

20

It is an object of the invention to provide a method of forming a lattice-tuning semiconductor substrate in which performance is enhanced by decreasing the density of threading dislocations as compared with kinewo techniques. WO 03/193033 PCT/EP03/50297

3

According to the present invention there is provided a method of forming a lattice-tuning semiconductor substrate, comprising:

- (a) epitaxially growing on a Si wafer surface a first graded SiGe layer.
  5 having a Ge composition ratio which increases across the layer from a minimum value to a first level;
- (b) epitaxially growing on top of the first graded SiGe layer a first uniform SiGe layer having a Ge composition ratio at said first level which is substantially constant across the layer;
  - (c) annealing at least the first graded SiGe layer at an elevated temperature in order to substantially fully relieve the strain in the SiGe layers, and
- 15 (d) epitaxially growing on top of the first uniform SiGe layer a second graded SiGe layer having a Ge composition ratio which increases across the layer from said first level to a second level greater than said first level.

20

25

Such a technique is capable of producing high quality SiGe vartual substrates with substantially less than 10<sup>6</sup> dislocations per cm<sup>2</sup> by virtue of the fact that the annealing step relaxes at least the lower layers of a series of alternating graded and uniform SiGe layers (the strain to be relieved being as a result of the growth of the graded SiGe layer on an underlying Si layer of different lattice spacing). Such relaxation in num tends to limit the extent of pile-ups of dislocations on the same atomic planes, and in particular tends to avoid interactions between dislocations and the production of threading dislocations which would otherwise occur as the alternating graded and uniform SiGe layers are built up on top of one another. As a result a thinner virtual substrate can be produced for a given final Ge composition with both the threading dislocation density and the surface undulations being greatly reduced. This results in a virtual substrate which is superior and allows power to be more readily dissipated. The decrease in roughness of the surface of the virtual substrate renders further processing more straightforward in that poblishing of the surface can be

30

minument or dispensed with altogether, and took of defining due to unexenters of the surface is minumised.

The annealing step, which may be effected either after the growth of the lowermost graded layer or the growth of the lowermost graded and uniform layers, or after the growth of each graded layer or the growth of each pair of graded and uniform layers, is carried out at an elevated temperature which may be in the range of 350 to 1200 °C where each epitaxial growth step is carried out at a temperature in the range of 350 to 1000 °C.

The equaxial growth steps may be effected either by molecular beam equaxy (MBF) or by chemical varour deposition (CVD).

In order that the invention may be more fully understood, reference will now be made to the accompanying drawings, in which:

Figure 1 is an explanatory view showing the effect of the pile-up of dislocations in the buffer layer used in a conventional technique for forming a susince Si substrate;

Figure 2 is a graph showing the variation of the Ge fraction across alternating graded and uniform Suic layers provided in a method according to the invention, together with typical growth and anneal temperatures used in such a method; and

Figure 3 is an explanatory diagram showing the production of dialocations in the method of Figure 2  $\,$ 

The following observation is directed to the formation of a virtual lattice-turing. Straubstrate on an underlying Straubstrate with the interpression of a SiGe butter layer. However it should be appreciated that the invention is also applicable to the prediction of other types of surface-tuning semiconductor substrates including substrates technique and other types of surface-tuning semiconductor substrates including substrates technique at fully relaxed pure Gentlowing III-V meory cration with afficient it is also

WO 63/103031 PCT/EP03/50202 5

possible in accordance with the invention to incorporate one or more surfactuats, such as antimony for example, in the epitaxial growth process in order to produce even smoother virtual substrate surfaces and lower density threading dislocations by reducing surface energy.

Š

Figure 1 shows the structure of a virtual Si substrate 10 produced by a conventional technique in which a graded SiGe buffer layer 12 is interposed between the underlying Si substrate 14 and a constant composition SiGe layer 16. In this case the SiGe buffer layer 12 is epitaxially grown on the surface of the substrate 14, often by chemical vapour deposition (CVD), with the Ge fraction x of the vapour being increased during the deposition process so that the Ge composition ratio is graded linearly across the buffer layer 12 from a value of substantially zero at the interface with the substrate 14 to the required value (for example 50%) at the interface with the constant composition SiGe layer 16. The constant composition SiGe layer 16 provides a surface on which on which a strained Si layer or any other required layer may subsequently be grown for the fabrication of the required semiconductor devices. Such grading of the Ge composition ratio across the full depth of the layer has the result that the dislocations formed during deposition are distributed over the graded region and as a result are less likely to interact with one another than would be the case if the dislocations were formed in a concentrated area.

However, at the low strains involved, there will be a tendency for multiple dislocations to be generated from the same source, with the result that groups of dislocations 18 are produced on a common atomic glide plane 20, and the strain fields from such groups of dislocations can produce threading dislocations extending the full depth of the buffer layer 12 and a large surface indulation 22.

20

20

25

In order to reduce the extent of the dislocation pile-ups, provided by the technique described above, a method in accordance with the invention provides a buffer layer 32, between the Si substrate 34 and a constant composition SiGe layer 36, which comprises alternating graded SiGe layers 38 and uniform SiGe layers 40, as shown in Figure 5 During the deposition of each of the graded SiGe layers 38 the Ge fraction x is linearly increased from a value corresponding to the G2 composition ratio of the preceding layer to a value corresponding to the G2 composition ratio of the following layer. Furthermore the G2 fraction x is maintained constant during deposition of each uniform SiGe layer 49, so that the G2 traction x varies is step-wise fashion flarough the depth of the butter layer, as shown graphically in Figure 2.

After the deposition of each pair of graded and uniform SiGe layers 38 and 40, the supply of St and Ge is stopped, and the water is annealed at an elevated temperature greater than the temperature at which the layers have been deposited. This is shown by the upper part of the graph in Figure 2 and the right-hand scale indicating the growth and annealing temperatures used in the method. It is seen from this that the annual graded and uniform SiCe layers are deposited at a temperature of 700°C, and the subsequent annealing step is carried out at a temperature of 900°C. Subsequent graded and uniform SiGe layers are deposited at successively linear temperatures, and are followed by successively lower temperature antenting steps.

In this technique each graded SiGe layer is permitted to relia, by pile-ups of dislocations as shown at 42 in Figure 3, but the uniform SiGe layers 40 prevent the pile-ups of dislocations from extending out of the graded SiGe layers 38. Furthermore cach of the subsequent annealing steps performed in sime ensures that the previously applied graded and uniform SiGe layers 38 and 40 are fully relaxed in spite of the relative thinness of these layers. Thus, after each inneating step, the growth of the subsequent graded and uniform SiGe layers 38 and 40 can proceed substantially independently of the dislocations are produced substantially independently with maccessive pairs of layers 38 and 40, and the dislocations are relatively evenly distributed with only small surface, includiations 40 being produced as a result of such dislocations. Furthermore the density of threading dislocations is greatly reduced, thus enhancing the performance of the virtual substrate by discreasing the disruption of the atomic fattice which can lead to scattering of electrons in the active devices and degradation of the speed of movement of the electrons.

20

17

It should be noted that the superior performance of the virtual substrate produced by the above-described technique in accordance with the invention is obtained using relatively thin graded and uniform SiGe layers, typically of the order of 200 nm thickness. The growth temperature and anneal temperature are reduced with increasing Ge composition ratio so as to maintain 2D growth and reduce surface roughening.

# Example

5

10

768

25

30

For the purposes of illustration only, an example of a method in accordance with the invention will now be described in detail. It will be appreciated that the invention is not limited to the particular combination of parameters given.

For the production of a virtual SiGe substrate having a 50% Ge fraction on a (001) orientated 4 inch (approximately 10 centimetres) Si substrate a VG Semicov V90 Solid Source Molecular Beam Epitaxy System (SS-MBE) was used, the growth rates with such a system being typically 0.5–1.0 Å per second (although growth rates of 0.1–10 Å per second are possible). The substrate was first cleaned in a modified RCA etch followed by a 2% hydrofluoride dip and an *in situ* desorb at 890°C for 20 minutes. A 100 nm layer of Si was then epitaxially grown on the substrate whilst the growth temperature was reduced from 860°C to 700°C utilising a Si source, with the addition of a Ge source having a composition ratio which was increased linearly from 0% to 10% during growth of a 200 nm layer of graded SiGe. With the Ge composition ratio being kept constant at 10% a 200 nm uniform SiGe layer was grown on top of the graded SiGe layer. Growth of the SiGe was then interrupted by closing off the sources and the substrate temperature was raised to 910°C for 30 minutes to effect annealing of the layers.

After this annealing step the temperature was reduced to 700°C and epitaxial growth was recommenced with the SiGe sources to produce a 200 nm linearly graded SiGe layer having a Ge composition ratio varying from 10% to 20% over its thickness whilst the temperature was reduced linearly from 700°C to 650°C. Subsequently a

further uniform SiGe layer of 200 inn thickness having a 20% Ge composition ratio was grown at a constant temperature of 650°C. The growth was again interrupted and a further appealing step performed at a temperature of 860°C for 30 minutes.

The sequence of linearly grading the Gr. in a graded SiGe layer whilst simultaneously reducing the temperature, and then providing a uniform SiGe layer at constant temperature, followed by an in situ annealing step for 30 mmutes, was repeated until a Gr. composition ratio of 50% was reached. The following table summarizes the steps of the complete method which is also shown graphically in Figure 2. It will be appreciated that the method comprises the deposition of live separate graded SiGe layers and five separate uniform SiGe layers, followed by tive separate annealing steps to produce a 50% virtual SiGe substrate.

# Detailed growth specifications

10

26

The equipment used for growth is a VO Semicon V90S Solid source: Molecular Beam Epitaxy system (SS-MBE). Growth rates in this system are typically 0.5 – 1.0 Abustroms per second, eithough 0.1 – 10 Abustroms are possible.

A (001) orientated 4" alicon substrate was first cleaned in a modified RCA etch followed by a 2% HF dip and an invatu desorb at 890 °C for 20 minutes (this is a fairly typical cleaning procedure for silicon waters). The temperature was reduced whilst growing 100nm of Si so that the growth of the virtua substrate could commence without interruption. Once the temperature eached 760°C the germanium fraction was increased linearly to 10% over 200nm. Then a 200nm layer of constant composition 10% was grown. Growth of the SiGic was then interrupted as the substrate temperature was raised to 910°C for 20 minutes. After this anneal the temperature was reduced back to the growth temperature of 760°C. Growth was then recommenced and a linearly graded composition from 10% to 20% over 200nm was grown whilst the temperature was reduced linearly from 700°C to 650°C. The next layer was grown at 20% Ge over 200nm with a constant growth temperature of 650°C. Again growth was interrupted and the temperature increased for a 30 minute anneal at 860°C. This sequence of linearly grading the Ge whilst simultaneously reducing the temperature data a constant

9

composition layer at constant temperature followed by an in-situ anneal for 30 minutes was repeated up to 50% Ge. These specifications are summarised in the table and figure below.

5

10

15

Step	Temperature		Thickness (nm)	Anneal Temperature (°C)	
3	700	0-10	200		
2	700	10	200		
.3	"	-		910	30
4	700-650	10 - 20	200	*	
5	650	20	200		
6			-	860	30
7	650 600	20 - 30	200		
8	600	30	200	~	
9	-		-	810	30
10	600 575	30 - 40	200	-	
11	575	40	200		
12	-	**	-	785	30
13	575 550	40 50	200		
14	550	50	200		
15	~	-	~	760	30

In the above described example each of the graded and uniform SiGe layers has a thickness of only about 200 nm giving a total thickness of the buffer layer of only about 2 µm. This is advantageous both because thinner layers are more economical to produce, and more importantly because this optimises the thermal coupling between the device layer grown on top of the virtual substrate and the underlying Si substrate given that SiGe is not such a good thermal conductor as Si. The provision of a relatively thin virtual substrate is also advantageous in that, where the virtual substrate covers only selected part of the chip, only a relatively small step is provided between the area incorporating the virtual substrate and other areas of the chip which renders further processing, such as the application of metallisation, more straightforward. This represents a significant improvement over existing virtual substrates.

It should be appreciated that a number of varietions in the above described method are possible within the scope of the invention. For example, the thicknesses of

the Sittle layers may be varied so that the layers are thinner the further they are from the underlying Si substrate, presenably by providing that each pair of graded and uniform layers is thinner than the preceding pair of layers. Also the micknesses of all or some of the layers may be areater or less than 200 min, for example in the range of 50-100(min), and preferably in the range of 150-250 nm. The member of graded and uniform SiGe layers may be varied, for example in the range of 4 to 15 pairs of layers, and the grading within the layers may also be over the knifte Go composition range. The composition of the multime and graded in ers may also be varied, for example by moluding one or more surfactants, such an antimony or atomic hydrogen in order to lower the surface roughness, and/or by varying the composition ratio of Go in the graded layers in a manner other than linearly provided that the required initial and final composition ratios are provided. Furthermore a thin layer containing a high consity of point defects may be grown immediately prior to the growth of some or all of the graded layers in order to promote relaxation. Such a layer may be produced either by epitaxial growth at low temperature, for example at 100 to 100°C, or by ion implantation prior to prowth of the graded tayer.

A different epitaxial growth process may also be used, such as a gas source MBE process or any variation of the CVD process (for example low pressure plasma enhanced CVD, atmospheric pressure CVD and ultra high pressure CVD). If low pressure CVD is used, it is may be preferable to maintain the hydrogen atmosphere during each annealing step. It is also possible to limit the number of annealing steps provided in the method, for example to order to provide culy one annealing steps after growth of the first graded and uniform StGe layers or two in more annealing steps after growth of only the lower StGe layers. Stell nanealing steps bely to tatelease dislocations in the tower layers in which more interactions between dislocations tend to occur and may not be necessary in the upper layers. Where a number of annealing steps are provided, the annealing steps he decreased in subsequent steps as compared with the preceding annealing step. Purifications, the virtual substrate may be epitaxically grown on a guiterned sitican wafer or a state having a pitterned oxide layer such that growth only occurs in selected areas. Thus the fabrication technique may be used to produce a virtual substrate in only one or norm selected areas of the clup (as may be

20

25

WO 63/163631 PCT/EP03/50207

11

required for system-on-a-chip integration) in which enhanced circuit functionality is required, for example.

The method of the invention is capable of a wide range of applications. including the provision of a virtual substrate for the growth of strained or relaxed Si, Ge or SiGe layers for fabrication of devices such as bipolar junction transistors (BJT), field effect transistors (FET) and resonance tunnelling diodss (RTD), as well as III-V semiconductor layers for high speed digital interface to CMOS technologies and optoelectronic applications including light emitting diodes (LEDs) and semiconductor 10 lasers.

### CLAIMS:

- A mothod of forming a lattice-tuning semiconductor substrate, comprising:
- (a) epitamally growing on a Si surface a first graded SiGe layer having a Ge
  composition ratio which increases neross the layer from a minimum value to a first
  level;
- (b) epitaxially growing on top of the first graded SiGe layer a first uniform 10. SiGe layer having a Go composition ratio at said first level which is substantially constant across the layer.
  - (c) annealing at least the first graded Side layer at an elevated temperature in order to substantially fully relieve the strain in the Side layers; and
  - (d) optaxially growing on top of the first uniform SiGe layer a second graded SiGe layer baving a Ge composition ratio which unreases across the layer from said first level to a second level greater than said first level.
- 20 2. A method according to claim 1, wherean the annerling step (c) occurs after the growth of the first numberm SiGe layer and before the growth of the second graded SiGe layer.
  - 3. A method according to claim I in 2, further comprising epitaxially growing on top of the second grided SiGe layer a second uniform SiGe layer having a Ge composition ratio at said second level which is substantially constant across the layer.
- 4. A method according to claim? wherein finther grafted and uniform Side layers are epitaxially grown on top of the fint and accord Side layers with the Side composition ratio metrosing across the or each graded Side layer from the level of the preceding uniform Side layer to an increased level.

WO 03/103031 PCT/EP03/50207


1:

- 5. A method according to claim 3 or 4, wherein the epituxial growth of at least one of the second and further uniform SiGe layers is followed by a further annealing step at an elevated temperature similar to the annealing step (c).
- 5 6 A method according to claim 4 or 5, wherein each epitaxial growth step is carried out at a temperature in the range of 350 to 1000°C.
  - 7 A method according to any preceding claim, wherein the or each annealing step is carried out at an elevated temperature in the range of 500 to 1200°C.
  - A method according to any one of claims 1 to 7, wherein the epitaxial growth steps are effected by molecular beam epitaxy (MBE).
- 9 A method according to any one of claims 1 to 7, wherein the epitaxial growth 15 steps are effected by chemical vapour deposition (CVD).
  - 10. A method according to any preceding claim, wherein the surface roughness of at least some of the graded and uniform SiGe layers is lowered by the addition of one or more surfactants.

20

- 11. A method according to any preceding claim, wherein a thin layer containing a high density of point defects is grown immediately prior to the growth of at least one of the graded SiGe layers.
- 25 12 A method according to any preceding claim, further comprising the step of growing on top of the graded and uniform SiGe tayers a strained St layer within which one or more semiconductor devices are formed.
- A lattice-tuning semiconductor substrate formed by a method according to any
   preceding claim.

14. A lattice-tuning semiconductor substrate seconding to claim 13, incorporating a strained Si layer within which one or near semiconductor devices are formed.



SUBSTITUTE SHEET (RULE 26)




Fig.2

#### (19) World Intellectual Property Organization [menginos] Bureau



(43) International Publication Date 11 December 2003 (11,12,2003)

PCT

English

Enghsh


# (10) International Publication Number WO 2003/103031 A3


- (51) International Patent Classification7: 11011, 21/20
- (21) International Application Number:
- 21) International Apparation Number: PCT/FP2003/05050
- (22) International Filing Bate: 30 May 2003 (30 05 2003)
- (25) Filing Language.
- (26) Publication Language:
- (30) Priority Data:
  - 9212616.7 31 May 2002 (31.85.2002) GB
- (71) Applicant (for all designated States except US): UNIVER-SITY OF WARWICK [GB/GH]: Coverity, Warrick sinte CV4 7A1, (GB).

- (72) Inventors; and
  - (2) Inventors and the properties of the Analysis of the Control of the Analysis of the Anal
- (74) Agent: BARUING, Richard, Patrick: Marks & Clerk, 4220 Nash Court, Oxford Business Park South, Oxford 48 OX4 2813 (6B).

(Continued on next page)

(\$4) THE: FORMATION OF LATTICE TUNING SEMICONDER FOR SUBSTRATES





(57) Abstract: In order to reduce dislocation pile-ups in a virtual substrate. a boffer layer 32 is provided, between an underlying Si substrate 34 and an appearant constant composition SiGe layer 36, which comprises afternating graded SiGe lavers 38 and uniform SiGe lavers 40. During the siem situan of each of the graded SiGe lavers 18 the Ge fraction a is linearly increased from a value corresponding to the Ge composition ratio of the preceding layer to a value corresponding to the Oe composition ratio of the following layer. Furthermore the tie fraction x is maintained con-tant during cenceinan of each uniform Sific layer 40. so that the Ge traction x varies in step-wise Eashson through the dotth of the buffer level After the desosition of each pair of graded and amform SiGe levers '18 and 40, the violen is annealed at an elevated terrinomium: ejester than the temperature at which the Liver, have been deposited. Each graded I stile layer is permitted to relax by oile-ups of dislocations, but the notiform Sicke bivers :0 prevent the pile-ups of dislocations from extending out of the graded SiGe layers 38 Furthermore each of the

# WO 2003/103031 A3 二個個問題機關機關機關推翻機關機關機關機關

- (84) Designated States (regional). ARPO patent (til) CM. KR. LS. ARV, MZ, SL. SL, SZ, TZ, Des ZM, ZW: Estacion parent (AM, AZ, BY, KS, KZ, AM), RE, El, EM: Linquism patent LAT, BP, BO, CO, CY, CY, DE, DA, UF.

1.S. 11, 21; CB. GR, 381, 16, 37; AU, MC, N6, 21, 26; N6, N1, SA, TR., OAM points (84, 83, CF, CG, CY, CM, GET, GC, CW, M8., M8., M8., NE, SN, 313, 164

#### Published:

with international desire in regard

this, there of publication of the international south report.

8 9-44 200

For smoothing ender and after abhinouslesses, refer to the "Final and Patter on Codes, and Abbendances" appearing at the beam may if on a regular cone of the PCF Greener.

# INTERNATIONAL SEARCH REPORT

Internal at Application No PCT/EP 03/50207

A CLASSIFICATION OF SUBJECT MATTER IPC 7 H01L21/20

Accessing to meananous Paiser (Carphication (BPC) or to train remonal discislaction and IPC

B FIELDS SEARCHED

Menimum discurrentation searchest classification system followed by classification symposts IPC/T = H01L

Cocumentative searched other than resonant documentation to the protein that such documents are exclusive in the Wells searched

Electronic data base consulted during the international search (name of data base and, where practical search terms deed)

EPO-Internal, INSPEC

C. DOCUMENTS	CONSIDERED TO BE RELEVANT

Further documents are lasted in the continuation of box C

Callegory *	Casimir of document, with indication, where appropriate, of the network pressages	Reterrant to claim No
Y	US 2002/017642 A1 (SHIONO ICHIRO ET AL) 14 February 2002 (2002-02-14) cited in the application the whole document	1-14
Y	US 6 313 016 B1 (KIBBEL HORST ET AL) 6 November 2001 (2001-11-06) claims; figure 4	The second secon
¥	WO 01 54175 A (AMBERWAVE SYSTEMS CORP) 26 July 2001 (2001-07-26) page 3, line 11-30; claims; figure 1	1. A.
The same of the sa	-/	

* Special queepfree of enert documents  1. destination de companying special seduce of the last which is not considered to the injuricular interested.  1. destination of the injuricular interested on a direct the insurintational state of the considered of the injuricular interested on a direct the insurintational state of the injury throw deadle on annexes (claiming) or discussion which may throw deadle on annexes (claiming) or	17 Salar document protected a fater the international filting data or protety data and not see conflict water the application out cated to understand the principle or theory underlying the nyiether of the protection of the principle or theory underlying the protection of the protection of the protection of the principle of principles of the principles of the principles underlying the protection of the principles of the principles of the principles of the protection at invention to take principles of the prin
writert et caref ye establisist the publication disk of another catalon or other special reserve (as a Specialist).  Or occurrent elevering to an oral disclosurer use, substitution or offer amenium published prior to reve inferrance as Tilling caste but sittle the private over careful prior to the catalogue of the private over the private over categories.	6°C document of particular indivince. The chained invention channel he consistence in service as reviews as reviewed servicement select where the document is combined, well once of more other seed operations, such combination hereign plantate, to a pression defined in this art. 3° documents or combined with one of more other seeds operation in the art. 3° document international or of the same patient family.
Date of the octual component of the informations swarch  5 December 2003	13ate of mailing of the unernational search report  16/01/2004
Frame with making archeros of the ISA funcean Parino Office P B. 5618 Pateritain 2 still. (2001) 145 Repower 7 of 1431–29) 545-5640 7 x 3 651 epo nt. Fax (1031–10) 545-5610	Autorized othori Wolff, G

Patent family menipers and listed in annex

	MION'S DESCRIMENTS CONSIDERED TO BE RELEVANT	
late years 1	Contest of the contest and and anterior attention of the few sand (as solver.	Element to clean (to
¥	EIU 3 L ET AL: "A SURFACTANT-MEDIATED RELAXED SIO.5GED 5 GRADED LAYER WITH A VERY LOW THREADING DISLOCATION DENSITY AND SMOOTH SURFACE" SETTERS, AMERICAN INSTITUTE OF PHYSICS LETTERS, AMERICAN SOLUTION OF THE STREET OF THE STR	10
A	US 5 759 898 A (PIINER PHILIP MICHAEL ET AL) 2 June 1998 (1998-06-02) claim 4	e de la companyante del companyante de la compan
A	US 5 891 769 A (HONG STELLA Q ET AL) 6 April 1999 (1999-14-06) claims 1-8	**************************************
		***
		***************************************
		***************************************
		epocococococococococococococococococococ
	The second secon	

# INTERNATIONAL SEARCH REPORT

mation on patent family members

PCT/EP 03/50207

						1317 61 007 00607		
	atent document o in search report		Publication date		Patent tamily member(s)		Publication date	
IIS	2002017642	A1	14-02-2002	JP	2002118254	A	19-04-2002	
				CN	1336684	A	20-02-2002	
				ĐΕ	10137369	Al	25042002	
				16	517284	8	11-01-2003	
US	6313016	81	06-11-2001	0E	19859429	Al	29-06-2000	
				EP	1014431	42	28-06-2000	
wa	0154175	A	26-07-2001	EΡ	1249036	Al	16-10-2002	
				JP.	2003520444	T	02-07-2003	
				WO	0154175	Al	26-07-2001	
				US	2003113948	41	19-06-2003	
				US	2001024884	A1	27-09-2001	
				US	2002005514	Al	17-01-2002	
US	5759898	A	02-06-1998	US	5461243	A	24-10-1995	
				EP	0651439	A2	03-05-1995	
				JP	2694120	82	24-12-1997	
				JP	7169926	A	04-07-1995	
US	5891769	A	06-04-1999	JP	10308513	Α	17-11-1998	